

PD-97958D

Radiation Hardened Power MOSFET Thru-Hole (Low-Ohmic TO-257AA) -60V, -30A, P-channel, R9 Superjunction Technology

Features

- Single event effect (SEE) hardened (up to LET of 91.3 MeV·cm²/mg)
- Low R_{DS(on)}
- Improved SOA for linear mode operation
- Improved avalanche energy
- Simple drive requirements
- Hermetically sealed
- Electrically isolated
- Ceramic eyelets
- ESD rating: Class 2 per MIL-STD-750, Method 1020

Potential Applications

- Power distribution
- Linear regulator
- Latching current limiter
- · Load and protection switch

Product Summary

BV_{DSS}: -60V

I_D: -30A*

• $R_{DS(on),max}$: 46m Ω

• **Q**_{Gmax}: 48nC

• REF: MIL-PRF-19500/780





Product Validation

Qualified according to MIL-PRF-19500 for space applications

Description

IR HiRel R9 technology provides superior power MOSFETs for space applications. This family of p-channel MOSFETs are the first radiation hardened devices that are based on a superjunction technology. These devices have improved immunity to Single Event Effect (SEE) and have been characterized for useful performance with Linear Energy Transfer (LET) up to 91.3 MeV·cm2/mg. Their combination of low $R_{DS(on)}$ and improved SOA allows for better performance in applications such as Latching Current Limiters (LCL) or Solid-State Power Controllers (SSPC). These devices retain all of the well-established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Ordering Information

Table 1 Ordering options

Part number	Package	Screening Level	TID Level
IRHYS9A97034CM	Low-Ohmic TO-257AA	COTS	100 krad(Si)
JANSR2N7659T3	Low-Ohmic TO-257AA	JANS	100 krad(Si)
IRHYS9A93034CM	Low-Ohmic TO-257AA	COTS	300 krad(Si)
JANSF2N7659T3	Low-Ohmic TO-257AA	JANS	300 krad(Si)
IRHYB9A97034CM	Tabless TO-257AA	COTS	100 krad(Si)
JANSR2N7659D5	Tabless TO-257AA	JANS	100 krad(Si)
IRHYB9A93034CM Tabless TO-257AA		COTS	300 krad(Si)
JANSF2N7659D5 Tabless TO-257AA		COTS	300 krad(Si)





Radiation Hardened Power MOSFET Thru-Hole (Low- Ohmic TO-257AA)

Table of contents

Table of contents

Feat	ures	1
Pote	ential Applications	1
	luct Validation	
	ription	
	ering Information	
	e of contents	
1	Absolute Maximum Ratings	
2	Device Characteristics	
2.1	Electrical Characteristics (Pre-Irradiation)	
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	
2.3	Thermal Characteristics	
2.4	Radiation Characteristics	
2.4.1	Electrical Characteristics — Post Total Dose Irradiation	5
2.4.2	Single Event Effects — Safe Operating Area	6
3	Electrical Characteristics Curves (Pre-irradiation)	7
4	Test Circuits (Pre-irradiation)	11
5	Package Outline (Low-Ohmic TO-257AA)	12
6	Package Outline (Tabless TO-257AA)	13
Revi	sion history	14





Absolute Maximum Ratings

1 Absolute Maximum Ratings

 Table 2
 Absolute Maximum Ratings (Pre-Irradiation)

Symbol	Parameter	Value	Unit
I_{D1} @ V_{GS} = -12V, T_{C} = 25°C	Continuous Drain Current	-30*	Α
I_{D2} @ V_{GS} = -12V, T_{C} = 100°C	Continuous Drain Current	-20	Α
I_{DM} @ $T_{C} = 25^{\circ}C$	Pulsed Drain Current ¹	-120	Α
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	75	W
	Linear Derating Factor	0.6	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy ²	1520	mJ
I_{AR}	Avalanche Current ¹	-20	Α
E _{AR}	Repetitive Avalanche Energy ¹	7.5	mJ
dv/dt	Peak Diode Reverse Recovery ³	-5.8	V/ns
T _J Operating Junction and Storage Temperature Range		-55 to +150	°C
	Lead Temperature	300 (0.063in./1.6mm from case for 10s)	
	Weight	4.3 (Typical)	g

^{*}Current is limited by package

_

 $^{^{\}rm 1}$ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ V_{DD} = -60V, starting T_J = 25°C, L = 7.6mH, Peak I_L = -20A, V_{GS} = -20V

 $^{^{3}}$ I_{SD} \leq -30A, di/dt \leq -905A/ μ s, V_{DD} \leq -60V, T_J \leq 150°C





Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Darameter	Min	Typ	May	Unit	Test Conditions
	MIIII.	Typ.	Max.	Oiiit	Test Conditions
Voltage	-60	_	_	V	$V_{GS} = 0V, I_D = -1.0 \text{mA}$
Breakdown Voltage Temp. Coefficient	_	-0.07	_	V/°C	Reference to 25°C, I _D = -1.0mA
Static Drain-to-Source On-State Resistance	_	_	46	mΩ	$V_{GS} = -12V$, $I_{D2} = -20A^{1}$
Gate Threshold Voltage	-2.0	_	-4.0	V	
Gate Threshold Voltage Coefficient	_	5.6	_	mV/°C	$V_{DS} \ge V_{GS}$, $I_D = -1mA$
Forward Transconductance	15	_	_	S	$V_{DS} = -15V, I_{D2} = -20A^{1}$
Zava Cata Valta da Duain Comunit	_	_	-10		$V_{DS} = -48V, V_{GS} = 0V$
Zero Gate voltage Drain Current	_	_	-25	μΑ	$V_{DS} = -48V$, $V_{GS} = 0V$, $T_{J} = 125$ °C
Gate-to-Source Leakage Forward	_	_	-100	^	V _{GS} = -20V
Gate-to-Source Leakage Reverse	_	_	100	nA	V _{GS} = 20V
Total Gate Charge	_	_	48		I _{D1} = -30A
Gate-to-Source Charge	_	-	17	nC	V _{DS} = -30V
Gate-to-Drain ('Miller') Charge	_	_	14		$V_{GS} = -12V$
Turn-On Delay Time	_	_	18		I _{D1} = -30A **
Rise Time	_	_	66]	$V_{DD} = -30V$
Turn-Off Delay Time	_	_	77	ns	$R_G = 7.5\Omega$
Fall Time	_	_	48		V _{GS} = -12V
Total Inductance	_	6.8	_	nH	Measured from Drain lead (6mm / 0.25in. from package) to Source lead (6mm / 0.25in. from package) with Source wires internally bonded from Source Pin to Drain Pad
Input Capacitance	_	2490	_		$V_{GS} = 0V$
Output Capacitance	_	735	_	pF	$V_{DS} = -25V$
Reverse Transfer Capacitance	_	30	_		f = 1.0MHz
Gate Resistance	_	5.0	_	Ω	f = 1.0MHz, open drain
	Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-State Resistance Gate Threshold Voltage Gate Threshold Voltage Coefficient Forward Transconductance Zero Gate Voltage Drain Current Gate-to-Source Leakage Forward Gate-to-Source Leakage Reverse Total Gate Charge Gate-to-Drain ('Miller') Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Inductance Input Capacitance Output Capacitance Reverse Transfer Capacitance	Drain-to-Source Breakdown Voltage Breakdown Voltage Temp. Coefficient Static Drain-to-Source On-State Resistance Gate Threshold Voltage Coefficient Forward Transconductance Gate-to-Source Leakage Forward Gate-to-Source Leakage Reverse Total Gate Charge Gate-to-Drain ('Miller') Charge Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Inductance Peverse Transfer Capacitance	Drain-to-Source Breakdown Voltage-60-Breakdown Voltage Temp. Coefficient0.07Static Drain-to-Source On-State ResistanceGate Threshold Voltage Coefficient-5.6Forward Transconductance15-Zero Gate Voltage Drain CurrentGate-to-Source Leakage Forward Gate-to-Source Leakage ReverseTotal Gate ChargeGate-to-Drain ('Miller') ChargeTurn-On Delay TimeRise TimeTurn-Off Delay TimeFall TimeTotal Inductance-6.8Input Capacitance-2490Output Capacitance-735Reverse Transfer Capacitance-30	Drain-to-Source Breakdown Voltage-60Breakdown Voltage Temp. Coefficient0.07-Static Drain-to-Source On-State Resistance46Gate Threshold Voltage Coefficient4.0Gate Threshold Voltage Coefficient-5.6-Forward Transconductance15Zero Gate Voltage Drain Current10Gate-to-Source Leakage Forward100Gate-to-Source Leakage Reverse100Total Gate Charge48Gate-to-Drain ('Miller') Charge14Turn-On Delay Time18Rise Time66Turn-Off Delay Time48Total Inductance48Total Inductance48Total Inductance2490-Output Capacitance-735-Reverse Transfer Capacitance-30-	Drain-to-Source Breakdown Voltage-60VBreakdown Voltage Temp. Coefficient0.07-V/°CStatic Drain-to-Source On-State Resistance46mΩGate Threshold Voltage Coefficient40VForward Transconductance15Forward Transconductance15SZero Gate Voltage Drain Current100-Gate-to-Source Leakage Forward100nAGate-to-Source Leakage Reverse100nATotal Gate Charge48nCGate-to-Drain ('Miller') Charge14Turn-On Delay Time18Rise Time66nsTurn-Off Delay Time77Fall Time48Total Inductance-6.8-nHInput Capacitance-2490-Output Capacitance-735-Reverse Transfer Capacitance-30-

^{**} Switching speed maximum limits are based on manufacturing test equipment and capability.

 $^{^{1}}$ Pulse width \leq 300 $\mu s;$ Duty Cycle \leq 2%





Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
I _S	Continuous Source Current (Body Diode)	_	_	-30	Α		
I _{SM}	Pulsed Source Current (Body Diode) ¹	_	_	-120	Α		
V_{SD}	Diode Forward Voltage	_	_	-1.3	V	$T_J = 25$ °C, $I_S = -30A$, $V_{GS} = 0V^2$	
t _{rr}	Reverse Recovery Time	_	53	80	ns	$T_J = 25$ °C, $I_F = -30A$, $V_{DD} \le -25V$	
Q _{rr}	Reverse Recovery Charge	_	107	_	nC	$di/dt = -100A/\mu s^{-2}$	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)					

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{\theta JC}$	Junction-to-Case	_	_	1.67	°C /\\
$R_{\theta JA}$	Junction-to-Ambient	_	_	80	°C/W

2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

2.4.1 Electrical Characteristics — Post Total Dose Irradiation

Table 6 Electrical Characteristics @ T_i = 25°C, Post Total Dose Irradiation ^{3, 4}

Ch a l	Dawa wa atau	Up to 300	krad (Si)⁵	11	T	
Symbol	Parameter	Min.	Max.	Unit	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	-60	_	V	$V_{GS} = 0V$, $I_D = -1mA$	
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-4.0	V	$V_{DS} \ge V_{GS}$, $I_D = -1mA$	
css	Gate-to-Source Leakage Forward	_	-100	^	V _{GS} = -20V	
	Gate-to-Source Leakage Reverse	_	100	nA	V _{GS} = 20V	
I _{DSS}	Zero Gate Voltage Drain Current	_	-10	μΑ	$V_{DS} = -48V, V_{GS} = 0V$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (TO-3) ²	_	46	mΩ	$V_{GS} = -12V$, $I_{D2} = -20A$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (Low-Ohmic TO-257AA) ²	_	46	mΩ	$V_{GS} = -12V, I_{D2} = -20A$	
V_{SD}	Diode Forward Voltage	_	-1.3	V	$V_{GS} = 0V, I_F = -30A$	

¹ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ Pulse width \leq 300 μ s; Duty Cycle \leq 2%

 $^{^3}$ Total Dose Irradiation with V_{GS} Bias. V_{GS}=- 12V applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

 $^{^4}$ Total Dose Irradiation with V_{DS} Bias. V_{DS} = -48V applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

⁵ Part numbers IRHYS9A97034CM (JANSR2N7659T3) and IRHYS9A93034CM (JANSF2N7659T3), IRHYB9A97034CM (JANSR2N7659D5), and IRHYB9A93034CM (JANSF2N7659D5)





Device Characteristics

2.4.2 Single Event Effects — Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 7 Typical Single Event Effects Safe Operating Area

lan	LET	Energy	Range		V	os (V)	
lon	(MeV·cm²/mg)	(MeV)	(μm)	V _{GS} = 0V	V _{GS} = 1V	$V_{GS} = 5V$	V _{GS} = 10V
Kr	38.7	325	40.1	-60	-60	-60	-60
Xe	61.5	605	50.2	-60	-60	-60	_
Au	91.3	1295	71.6	-60	-60	_	_




Figure 1 Typical Single Event Effect, Safe Operating Area



Electrical Characteristics Curves (Pre-irradiation)




Figure 2 Typical Output Characteristics Figure 3 Typical Output Characteristics




Figure 4 Typical Transfer Characteristics Figure 5 Normalized On-Resistance Vs.

Temperature








Figure 6 Typical On-Resistance Vs.
Gate Voltage

Figure 7 Typical On-Resistance Vs.

Drain Current




Figure 8 Typical Drain-to-Source Breakdown Voltage Vs. Temperature

Figure 9 Typical Threshold Voltage Vs.
Temperature








Figure 10 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 11 Gate-to-Source Voltage Vs.
Typical Gate Charge




Figure 12 Typical Source-Drain Current Vs.
Diode Forward Voltage

Figure 13 Maximum Drain Current Vs.

Case Temperature








Figure 14 Maximum Safe Operating Area

Figure 15 Maximum Safe Operating Area




Figure 16 Maximum Avalanche Energy Vs.
Junction Temperature




Figure 17 Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuits (Pre-irradiation)

4 Test Circuits (Pre-irradiation)




Figure 18 Gate Charge Test Circuit

Figure 19 Gate Charge Waveform




Figure 20 Unclamped Inductive Test Circuit

Figure 21 Unclamped Inductive Waveform




Figure 22 Switching Time Test Circuit

Figure 23 Switching Time Waveforms






Package Outline (Low-Ohmic TO-257AA)

5 Package Outline (Low-Ohmic TO-257AA)

Note: For the most updated package outline, please see the website: Low-Ohmic TO-257AA



BERYLLIA WARNING PER MIL-PRF-19500

Package containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.






Package Outline (Tabless TO-257AA)

6 Package Outline (Tabless TO-257AA)

Note: For the most updated package outline, please see the website: Tabless TO-257AA



BERYLLIA WARNING PER MIL-PRF-19500

Package containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.





Revision history

Revision history

Document version	Date of release	Description of changes
	04/06/2021	Preliminary datasheet with PPD number (PPD-97958A)
Rev B	07/07/2021	Final datasheet with PD number
Rev C	02/08/2022	Updated based on ECN-1120_8872
Rev D	09/09/2022	Updated based on ECN-1120_09198

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-09-09

Published by

International Rectifier HiRel Products,

An Infineon Technologies company El Segundo, California 90245 USA

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.