IRHNS597160
JANSR2N7550U2A

An Infineon Technologies Company

RADIATION HARDENED POWER MOSFET SURFACE MOUNT (SupIR-SMD)

100V, P-CHANNEL
REF: MIL-PRF-19500/713
R5 TECHNOLOGY

SupIR-SMD

Product Summary

Part Number	Radiation Level	RDS(on)	I_D	QPL Part Number
IRHNS597160	100 kRads(Si)	0.049Ω	-47A	JANSR2N7550U2A
IRHNS593160	300 kRads(Si)	0.049Ω	-47A	JANSF2N7550U2A

Description

IR HiRel R5 technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm^2)). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Ultra Low RDS(on)
- Low Total Gate Charge
- Simple Drive Requirements
- Hermetically Sealed
- Ceramic Package
- Light Weight
- Surface Mount
- ESD Rating: Class 3A per MIL-STD-750, Method 1020

Absolute Maximum Ratings — Pre-Irradiation

Symbol	Parameter	Value	Units
I_{D1} @ V_{GS} = -12V, T_C = 25°C	Continuous Drain Current	-47	A
I_{D2} @ V_{GS} = -12V, T_C = 100°C	Continuous Drain Current	-30	
I_{DM} @T_C = 25°C	Pulsed Drain Current ①	-188	
P_D @T_C = 25°C	Maximum Power Dissipation	250	W
	Linear Derating Factor	2.0	W/°C
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulse Avalanche Energy ②	400	mJ
I_{AR}	Avalanche Current ①	-47	A
E_{AR}	Repetitive Avalanche Energy ①	25	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-10	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (for 5s)	
	Weight	3.3 (Typical)	g

For Footnotes, refer to the page 2.

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-100	——	——	V	V_{GS} = 0V, I_D = -1.0mA
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	——	-0.1	——	V/°C	Reference to 25°C, I_D = -1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	——	——	0.049	Ω	V_{GS} = -12V, I_{D2} = -30A ④
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	——	-4.0	V	V_{DS} = V_{GS}, I_D = -1.0mA
gfs	Forward Transconductance	24	——	——	S	V_{DS} = -15V, I_{D2} = -30A ④
I_{DSS}	Zero Gate Voltage Drain Current	——	——	-10	μA	V_{DS} = -80V, V_{GS} = 0V
		——	——	-25		V_{DS} = -80V,V_{GS} = 0V,T_J =125°C
I_{GSS}	Gate-to-Source Leakage Forward	——	——	-100	nA	V_{GS} = -20V
	Gate-to-Source Leakage Reverse	——	——	100		V_{GS} = 20V
Q_G	Total Gate Charge	——	——	170	nC	I_{D1} = -47A
Q_{GS}	Gate-to-Source Charge	——	——	65		V_{DS} = -50V
Q_{GD}	Gate-to-Drain ('Miller') Charge	——	——	35		V_{GS} = -12V
$t_{d(on)}$	Turn-On Delay Time	——	——	30	ns	V_{DD} = -50V
t_r	Rise Time	——	——	100		I_{D1} = -47A
$t_{d(off)}$	Turn-Off Delay Time	——	——	100		R_G = 2.35Ω
t_f	Fall Time	——	——	120		V_{GS} = -12V
Ls +L_D	Total Inductance	——	4.0	——	nH	Measured from center of Drain pad to center of Source pad
C_{iss}	Input Capacitance	——	6240	——	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	——	1570	——		V_{DS} = -25V
C_{rss}	Reverse Transfer Capacitance	——	115	——		f = 1.0MHz

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	——	——	-47	A	
I_{SM}	Pulsed Source Current (Body Diode) ①	——	——	-188		
V_{SD}	Diode Forward Voltage	——	——	-5.0	V	T_J=25°C, I_S = -47A, V_{GS}=0V④
t_{rr}	Reverse Recovery Time	——	——	230	ns	T_J=25°C, I_F = -47A,V_{DD} ≤ -50V
Q_{rr}	Reverse Recovery Charge	——	——	1.6	μC	di/dt = -100A/μs ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	——	——	0.5	°C/W
$R_{\theta J\text{-}PCB}$	Junction-to-PC Board (Soldered to 2" sq copper clad board)	——	1.6	——	

Footnotes:

① Repetitive Rating; Pulse width limited by maximum junction temperature.

② V_{DD} = -50V, starting T_J = 25°C, L = 0.36mH, Peak I_L = -47A, V_{GS} = -12V

③ I_{SD} ≤ -47A, di/dt ≤ -450A/μs, V_{DD} ≤ -100V, T_J ≤ 150°C

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

⑤ Total Dose Irradiation with V_{GS} Bias. -12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

⑥ Total Dose Irradiation with V_{DS} Bias. -80 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

Symbol	Parameter	100 kRads (Si)[1]		300 kRads (Si)[2]		Units	Test Conditions
		Min.	Max.	Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-100	——	-100	——	V	V_{GS} = 0V, I_D = -1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-4.0	-2.0	-5.0	V	V_{DS} = V_{GS}, I_D = -1.0mA
I_{GSS}	Gate-to-Source Leakage Forward	——	-100	——	-100	nA	V_{GS} = -20V
I_{GSS}	Gate-to-Source Leakage Reverse	——	100	——	100	nA	V_{GS} = 20V
I_{DSS}	Zero Gate Voltage Drain Current	——	-10	——	-10	µA	V_{DS} = -80V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	——	0.05	——	0.05	Ω	V_{GS} = -12V, I_{D2} = -30A
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (SupIR-SMD)	——	0.049	——	0.049	Ω	V_{GS} = -12V, I_{D2} = -30A
V_{SD}	Diode Forward Voltage ④	——	-5.0	——	-5.0	V	V_{GS} = 0V, I_S = -47A

1. Part number IRHNS597160 (JANSR2N7550U2A)
2. Part number IRHNS593160 (JANSF2N7550U2A)

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm²))	Energy (MeV)	Range (µm)	V_{DS} (V)					
				@ VGS= 0V	@ VGS= 5V	@ VGS= 10V	@ VGS= 15V	@ VGS= 17.5V	@ VGS= 20V
Br	37.9	252.6	33.1	-100	-100	-100	-100	-100	-100
I	59.7	314	30.5	-100	-100	-100	-100	-75	-25
Au	82.3	350	28.4	-100	-100	-100	-30	——	——



Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source -Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area



Fig 9. Maximum Drain Current Vs.Case Temperature



Fig 10. Maximum Avalanche Energy Vs. Drain Current



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 11a. Unclamped Inductive Test Circuit



Fig 11b. Unclamped Inductive Wave-



Fig 12a. Switching Time Test Circuit



Fig 12b. Switching Time Waveforms



Fig 13a. Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit

Note: For the most updated package outline, please see the website: SupIR-SMD

Case Outline and Dimensions - SupIR-SMD

REV.	DESCRIPTION	ECN	DATE
E	INITIAL RELEASE	1120_ER6904	4-3-20



PAD ASSIGNMENT
1 = DRAIN
2 = GATE
3 = SOURCE

NOTES:
1. FOR REFERENCE ONLY: LEAD LENGTH AFTER TIE-BAR CUT MUST .300 ±.015 FROM THE FROM PACKAGE BODY.
2. BEND AND TRIM LEADS USING EQUIPMENT ASSET #03493.
3. STANDARD FINAL FINISH ON ALL TERMINALS IS SOLDER ALLOY 63%Sn 37%Pb.

An Infineon Technologies Company

TITLE: CASE OUTLINE STD SUPSMD2, LF

DRAWING NO. D101003G–WEB | REV E

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/irhirel)

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.