IRHNM57110, IRHNMC57110

PD-97192F

Radiation Hardened Power MOSFET
Surface Mount (SMD-0.2)
100V, 6.9A, N-channel, R5 Technology

Features

- Single event effect (SEE) hardened
- Low total gate charge
- Simple drive requirements
- Hermetically sealed
- Surface mount
- Ceramic package
- Light weight
- ESD rating: Class 1A per MIL-STD-750, Method 1020

Product Summary

- **BV_{DSS}**: 100V
- **I_D :** 6.9A
- **$R_{DS(on),\ max}$:** 0.22Ω
- **$Q_{G,\ max}$**: 15nC
- **REF:** MIL-PRF-19500/743



SMD-0.2

Potential Applications

- DC-DC converter
- Motor drives

Product Validation

Qualified according to MIL-PRF-19500 for space applications

Description

IR HiRel R5 technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80MeV·cm^2/mg. The combination of low $R_{DS(on)}$ and low gate charge reduces the power losses in switching applications such as DC-DC converters and motor control. These devices retain all of the well-established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parametersswitching and temperature stability of electrical parameters.

Ordering Information

Table 1 Ordering options

Part number	Package	Screening Level	TID Level
IRHNM57110	SMD-0.2	COTS	100 krad(Si)
JANSR2N7503U8	SMD-0.2	JANS	100 krad(Si)
IRHNMC57110	SMD-0.2 ceramic lid	COTS	100 krad(Si)
JANSR2N7503U8C	SMD-0.2 ceramic lid	JANS	100 krad(Si)
IRHNM53110	SMD-0.2	COTS	300 krad(Si)
JANSF2N7503U8C	SMD-0.2	JANS	300 krad(Si)
IRHNMC53110	SMD-0.2 ceramic lid	COTS	300 krad(Si)
JANSF2N7503U8C	SMD-0.2 ceramic lid	JANS	300 krad(Si)
IRHNM54110	SMD-0.2	COTS	500 krad(Si)
JANSG2N7503U8	SMD-0.2	JANS	500 krad(Si)
IRHNMC54110	SMD-0.2 ceramic lid	COTS	500 krad(Si)
JANSG2N7503U8C	SMD-0.2 ceramic lid	JANS	500 krad(Si)

Table of contents

1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings (Pre-Irradiation)

Symbol	Parameter	Value	Unit
I_{D1} @ V_{GS} = 12V, T_C = 25°C	Continuous Drain Current	6.9	A
I_{D2} @ V_{GS} = 12V, T_C = 100°C	Continuous Drain Current	4.4	A
I_{DM} @ T_C = 25°C	Pulsed Drain Current [1]	27.6	A
P_D @ T_C = 25°C	Maximum Power Dissipation	23	W
	Linear Derating Factor	0.18	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy [2]	24	mJ
I_{AR}	Avalanche Current [1]	6.9	A
E_{AR}	Repetitive Avalanche Energy [1]	2.3	mJ
dv/dt	Peak Diode Reverse Recovery [3]	11.5	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Lead Temperature	300 (for 5s)	
	Weight	0.25 (Typical)	g

[1] Repetitive Rating; Pulse width limited by maximum junction temperature.

[2] V_{DD} = 50V, starting T_J = 25°C, L = 1.0mH, Peak I_L = 6.9A, V_{GS} = 12V

[3] $I_{SD} \leq$ 6.9A, di/dt ≤ 560A/µs, $V_{DD} \leq$ 100V, $T_J \leq$ 150°C

2 Device Characteristics

2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V_{GS} = 0V, I_D = 1.0mA
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.13	—	V/°C	Reference to 25°C, I_D = 1mA
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance	—	—	0.22	Ω	V_{GS} = 12V, I_{D2} = 4.4A [1]
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	V_{DS} = V_{GS}, I_D = 1.0mA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-7.5	—	mV/°C	
Gfs	Forward Transconductance	3.6	—	—	S	V_{DS} = 15V, I_{D2} = 4.4A [1]
I_{DSS}	Zero Gate Voltage Drain Current	—	—	10	µA	V_{DS} = 80V, V_{GS} = 0V
		—	—	25		V_{DS} = 80V, V_{GS} = 0V, T_J = 125°C
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V_{GS} = 20V
	Gate-to-Source Leakage Reverse	—	—	-100		V_{GS} = -20V
Q_G	Total Gate Charge	—	—	15	nC	I_{D1} = 6.9A V_{DS} = 50V V_{GS} = 12V
Q_{GS}	Gate-to-Source Charge	—	—	4.0		
Q_{GD}	Gate-to-Drain (‘Miller’) Charge	—	—	5.0		
$t_{d(on)}$	Turn-On Delay Time	—	—	6.6	ns	I_{D1} = 6.9A ** V_{DD} = 50V R_G = 7.5Ω V_{GS} = 12V
t_r	Rise Time	—	—	8.0		
$t_{d(off)}$	Turn-Off Delay Time	—	—	34		
t_f	Fall Time	—	—	15		
L_s +L_D	Total Inductance	—	6.8	—	nH	Measured from center of Drain pad to center of Source pad
C_{iss}	Input Capacitance	—	378	—	pF	V_{GS} = 0V V_{DS} = 25V f = 100KHz
C_{oss}	Output Capacitance	—	108	—		
C_{rss}	Reverse Transfer Capacitance	—	2.3	—		
R_G	Gate Resistance	—	8.0	—	Ω	f = 1.0MHz, open drain

** Switching speed maximum limits are based on manufacturing test equipment and capability.

[1] Pulse width ≤ 300 µs; Duty Cycle ≤ 2%

2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4 Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	6.9	A	
I_{SM}	Pulsed Source Current (Body Diode) [1]	—	—	27.6	A	
V_{SD}	Diode Forward Voltage	—	—	1.2	V	T_J = 25°C, I_S = 6.9A, V_{GS} = 0V [2]
t_{rr}	Reverse Recovery Time	—	—	144	ns	T_J = 25°C, I_F = 6.9A, V_{DD} ≤ 50V
Q_{rr}	Reverse Recovery Charge	—	633	—	nC	di/dt = 100A/µs [2]
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Unit
$R_{\theta JC}$	Junction-to-Case	—	—	5.4	°C/W

2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

2.4.1 Electrical Characteristics — Post Total Dose Irradiation

Table 6 Electrical Characteristics @ T_J = 25°C, Post Total Dose Irradiation [3, 4]

Symbol	Parameter	Up to 500 krad (Si) [5]		Unit	Test Conditions
		Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	V	V_{GS} = 0V, I_D = 1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	2.0	4.0	V	V_{DS} = V_{GS}, I_D = 1.0mA
I_{GSS}	Gate-to-Source Leakage Forward	—	100	nA	V_{GS} = 20V
	Gate-to-Source Leakage Reverse	—	-100		V_{GS} = -20V
I_{DSS}	Zero Gate Voltage Drain Current	—	10	µA	V_{DS} = 80V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance (TO-3) [2]	—	0.226	Ω	V_{GS} = 12V, I_{D2} = 4.4A
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance (SMD-0.2) [2]	—	0.22	Ω	V_{GS} = 12V, I_{D2} = 4.4A
V_{SD}	Diode Forward Voltage	—	1.2	V	V_{GS} = 0V, I_F = 6.9A

[1] Repetitive Rating; Pulse width limited by maximum junction temperature.

[2] Pulse width ≤ 300 µs; Duty Cycle ≤ 2%

[3] Total Dose Irradiation with V_{GS} Bias. V_{GS} = 12V applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

[4] Total Dose Irradiation with V_{DS} Bias. V_{DS} = 80V applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

[5] Part numbers IRHNM57110 (JANSR2N7503U8), IRHNM53110 (JANSF2N7508U8), IRHNM54110 (JANSG2N7503U8)

2.4.2 Single Event Effects — Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 7 Worst Case Single Event Effects Safe Operating Area

LET (MeV·cm²/mg)	Energy (MeV)	Range (µm)	V_{DS} (V)				
			V_{GS} = 0V	V_{GS} = -5V	V_{GS} = -10V	V_{GS} = -15V	V_{GS} = -20V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	100	100	100	100	100
61 ± 5%	330 ± 7.5%	31 ± 10%	100	100	100	35	25
84 ± 5%	350 ± 10%	28 ± 7.5%	100	100	80	25	—



Figure 1 Worst Case Single Event Effect, Safe Operating Area

3 Electrical Characteristics Curves (Pre-irradiation)



Figure 2 Typical Output Characteristics



Figure 3 Typical Output Characteristics



Figure 4 Typical Transfer Characteristics



Figure 5 Normalized On-Resistance Vs. Temperature



Figure 6 Typical On-Resistance Vs. Gate Voltage



Figure 7 Typical On-Resistance Vs. Drain Current



Figure 8 Typical Drain-to-Source Breakdown Voltage Vs. Temperature



Figure 9 Typical Threshold Voltage Vs. Temperature

Electrical Characteristics Curves (Pre-irradiation)



Figure 10 Typical Capacitance Vs. Drain-to-Source Voltage



Figure 11 Gate-to-Source Voltage Vs. Typical Gate Charge



Figure 12 Typical Source-Drain Current Vs. Diode Forward Voltage



Figure 13 Maximum Drain Current Vs. Case Temperature

Electrical Characteristics Curves (Pre-irradiation)



Figure 14 Maximum Safe Operating Area



Figure 15 Maximum Avalanche Energy Vs. Junction Temperature



Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Case

4 Test Circuits (Pre-irradiation)



Figure 17 Gate Charge Test Circuit



Figure 18 Gate Charge Waveform



Figure 19 Unclamped Inductive Test Circuit



Figure 20 Unclamped Inductive Waveform



Figure 21 Switching Time Test Circuit



Figure 22 Switching Time Waveforms

5 Package Outline

Note: For the most updated package outline, please see the website: SMD-0.2 (Metal Lid)



Note: For the most updated package outline, please see the website: SMD-0.2 (Ceramic Lid)



Revision history

Document version	Date of release	Description of changes
	12/13/2007	Datasheet (PD-97192)
Rev A	12/20/2007	Updated case outline
Rev B	09/03/2010	Added Jan part number
Rev C	02/06/2012	Updated based on ECN-1120_00194
Rev D	12/11/2018	Updated based on ECN-1120_05785
Rev E	11/13/2019	Updated based on ECN-1120_07618
Rev F	06/30/2022	Updated based on ECN-1120_09060

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-06-30

Published by

International Rectifier HiRel Products, Inc.

An Infineon Technologies company

El Segundo, California 90245 USA

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (**www.infineon.com**).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.