

PD-97811D

Radiation Hardened Logic Level Power MOSFET Surface Mount (SMD-0.2) 20V, 17A, N-channel, R8 Technology

Features

- 5V CMOS and TTL compatible
- Low R_{DS(on)}
- Single event effect (SEE) hardened
- Fast switching
- Low total gate charge
- Simple drive requirements
- Hermetically sealed
- Light weight
- Surface mount
- ESD rating: Class 1B per MIL-STD-750, Method 1020

Potential Applications

- Synchronous rectification
- Redundant power distribution
- Motor drives

Product Validation

Qualified to IR HiRel's S-level screening flow which is equivalent to MIL-PRF-19500

Description


IR HiRel R8 Logic Level power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity. The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

Ordering Ir	formation
--------------------	-----------

Part number	Package	Screening Level	TID Level	
IRHLNM87Y20	SMD-0.2	COTS	100 krad(Si)	
IRHLNM83Y20	SMD-0.2	COTS	300 krad(Si	
IRHLNM87Y20SCS	SMD-0.2	S-level	100 krad(Si	
IRHLNM83Y20SCS	SMD-0.2	S-level	300 krad(Si	
IRHLNMC87Y20	SMD-0.2 with ceramic lid	COTS	100 krad(Si	
IRHLNMC83Y20	SMD-0.2 with ceramic lid	COTS	300 krad(Si	
IRHLNMC87Y20SCS	SMD-0.2 with ceramic lid	S-level	100 krad(Si	
IRHLNMC83Y20SCS	SMD-0.2 with ceramic lid	S-level	300 krad(Si)	

Product Summary Part number: IRHLNM87Y20, IRHLNM83Y20,

- IRHLNMC87Y20, IRHLNMC83Y20
- Radiation level: 100 krad(Si), 300 krad(Si)
- **R**_{DS(on), max}: 15mΩ
- I_D:17A*



IRHLNM87Y20, IRHLNMC87Y20 Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)

Table of contents

Table of contents

Featu	ures	1
Pote	ntial Applications	1
Prod	uct Validation	1
Desc	ription	1
Orde	ring Information	1
Table	e of contents	2
1	Absolute Maximum Ratings	3
2	Device Characteristics	4
2.1	Electrical Characteristics (Pre-Irradiation)	.4
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	
2.3	Thermal Characteristics	.5
2.4	Radiation Characteristics	.5
2.4.1	Electrical Characteristics — Post Total Dose Irradiation	.5
2.4.2	Single Event Effects — Safe Operating Area	.6
3	Electrical Characteristics Curves (Pre-irradiation)	7
4	Test Circuits (Pre-irradiation)1	1
5	Package Outline	2
Revis	sion history1	3



Absolute Maximum Ratings

1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings (Pre-Irradiation)						
Symbol	Parameter	Value	Unit			
$I_{D1} @ V_{GS} = 4.5V, T_C = 25^{\circ}C$	Continuous Drain Current	17*	А			
$I_{D2} @ V_{GS} = 4.5V, T_{C} = 100^{\circ}C$	Continuous Drain Current	17*	А			
I _{DM} @ T _c = 25°С	Pulsed Drain Current ¹	68	А			
$P_{D} @ T_{C} = 25^{\circ}C$	Maximum Power Dissipation	36	W			
	Linear Derating Factor	0.3	W/°C			
V _{GS}	Gate-to-Source Voltage	± 12	V			
E _{AS}	Single Pulse Avalanche Energy ²	37	mJ			
AR	Avalanche Current ¹	17	A			
E _{AR}	Repetitive Avalanche Energy ¹	3.6	mJ			
dv/dt	Peak Diode Reverse Recovery ³	3.75	V/ns			
TJ T _{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C			
	Lead Temperature	300 (for 5s)				
	Weight	0.25 (Typical)	g			

*Current is limited by package

 $^{^{\}rm 1}$ Repetitive Rating; Pulse width limited by maximum junction temperature.

 $^{^2}$ V_{DD} = 20V, starting T_J = 25°C, L = 0.26mH, Peak I_L = 17A, V_{GS} = 12V

 $^{^3}$ I_{SD} \leq 17A, $di/dt \leq$ 419A/µs, V_{DD} \leq 20V, $T_{\rm J} \leq$ 150°C

Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Device Characteristics

2 Device Characteristics

2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	20	_	_	V	$V_{GS} = 0V, I_D = 250 \mu A$	
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	0.028	_	V/°C	Reference to 25°C, I _D = 250µA	
	Static Drain-to-Source On-State	_	12	15		V_{GS} = 4.5V, I_{D2} = 17A $^{\rm 1}$	
R _{DS(on)}	Resistance	—	11	14	mΩ	V_{GS} = 7.0V, I_{D2} = 17A ⁴	
$V_{GS(th)}$	Gate Threshold Voltage	1.0	—	2.3	V		
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Coefficient	_	-4.2	_	mV/°C	$V_{DS} = V_{GS}, I_D = 250 \mu A$	
Gfs	Forward Transconductance	20	_	_	S	V_{DS} = 15V, I_{D2} = 17A ¹	
		_	_	1.0		$V_{DS} = 16V, V_{GS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current	_	_	10	μA	$V_{DS} = 16V, V_{GS} = 0V, T_{J} = 125^{\circ}C$	
	Gate-to-Source Leakage Forward	_	_	100		V _{GS} = 12V	
I _{GSS}	Gate-to-Source Leakage Reverse	_	_	-100	nA	V _{GS} = -12V	
Q _G	Total Gate Charge	_	18	26		I _{D1} = 17A	
Q _{GS}	Gate-to-Source Charge	_	6.4	8.0	nC	$V_{DS} = 10V$	
Q _{GD}	Gate-to-Drain ('Miller') Charge	_	4.0	8.0		$V_{GS} = 5.5V$	
t _{d(on)}	Turn-On Delay Time	_	18	24		I _{D1} = 17A **	
tr	Rise Time	—	73	150		$V_{DD} = 10V$	
t _{d(off)}	Turn-Off Delay Time	_	24	32	ns	$R_{G} = 2.35\Omega$	
t _f	Fall Time	_	10	18		$V_{GS} = 5.5V$	
L _s +L _D	Total Inductance	_	1.0	_	nH	Measured from center of Drain pad to center of Source pad	
C _{iss}	Input Capacitance	_	2336	_		$V_{GS} = 0V$	
C _{oss}	Output Capacitance	—	596	_	рF	$V_{DS} = 20V$	
C _{rss}	Reverse Transfer Capacitance	_	147	—		<i>f</i> = 1.0MHz	
R _G	Gate Resistance	_	0.76	_	Ω	<i>f</i> = 1.0MHz, open drain	

** Switching speed maximum limits are based on manufacturing test equipment and capability.

 $^{^1}$ Pulse width \leq 300 μs ; Duty Cycle \leq 2%

IRHLNM87Y20, IRHLNMC87Y20 Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Device Characteristics

2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

Table 4	Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
ls	Continuous Source Current (Body Diode)	_		17	Α		
I _{SM}	Pulsed Source Current (Body Diode) ¹	_		68	А		
V _{SD}	Diode Forward Voltage	_		1.0	V	$T_J = 25^{\circ}C$, $I_S = 17A$, $V_{GS} = 0V^{-2}$	
t _{rr}	Reverse Recovery Time	_		41	ns	$T_J = 25^{\circ}C, I_F = 17A, V_{DD} \le 20V$	
Q _{rr}	Reverse Recovery Charge	_		33	nC	$di/dt = 100A/\mu s^{-2}$	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_{S}+L_{D})$					

2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{ heta JC}$	Junction-to-Case	_	_	3.5	°C/W

2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

2.4.1 Electrical Characteristics – Post Total Dose Irradiation

Table 6Electrical Characteristics @ T_J = 25°C, Post Total Dose Irradiation ^{3, 4}

Cumhal	Devenenter	Up to 300	krad (Si)	11	Test Conditions	
Symbol	Parameter	Min.	Max.	Unit		
BV _{DSS}	Drain-to-Source Breakdown Voltage	20	-	V	$V_{GS} = 0V, I_D = 250 \mu A$	
V _{GS(th)}	Gate Threshold Voltage	1.0	2.3	$V = V_{DS} = V_{GS}, I_D = 250 \mu A$		
I _{GSS}	Gate-to-Source Leakage Forward	_	100		V _{GS} = 12V	
	Gate-to-Source Leakage Reverse – -100 nA		nA	V _{GS} = -12V		
I _{DSS}	Zero Gate Voltage Drain Current	_	1.0	μA	$V_{DS} = 16V, V_{GS} = 0V$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (TO-3) ⁶	_	15	mΩ	$V_{GS} = 4.5V, I_{D2} = 17A$	
R _{DS(on)}	Static Drain-to-Source On-State Resistance (SMD-0.2) ⁶	_	15	mΩ	$V_{GS} = 4.5V, I_{D2} = 17A$	
V _{SD}	Diode Forward Voltage	—	1.0	V	$V_{GS} = 0V, I_F = 17A$	

¹ Repetitive Rating; Pulse width limited by maximum junction temperature.

² Pulse width \leq 300 µs; Duty Cycle \leq 2%

 $^{^{3}}$ Total Dose Irradiation with V_{GS} Bias. V_{GS} = 12V applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

 $^{^{4}}$ Total Dose Irradiation with V_{DS} Bias. V_{DS} = 16V applied and V_{GS} = 0 during irradiation per MlL-STD-750, Method 1019, condition A.

Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)

Worst Case Single Event Effects Safe Operating Area




Device Characteristics

Table 7

Single Event Effects — Safe Operating Area 2.4.2

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

LET	Energy	Range		V _{DS} (V)	
(MeV·cm²/mg)	(MeV)	(μm)	$V_{GS} = 0V$	V _{GS} = -1V	$V_{GS} = -2V$
40 ± 5%	275 ± 5%	35.6 ± 5%	14	14	—
64 ± 7.5%	600 ± 12.5%	49 ± 10%	12	12	_
92 ± 5%	1150 ± 5%	$65.1 \pm 5\%$	10	10	_






Figure 1 Worst Case Single Event Effect, Safe Operating Area


3


Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Electrical Characteristics Curves (Pre-irradiation)

Electrical Characteristics Curves (Pre-irradiation)







Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Electrical Characteristics Curves (Pre-irradiation)






Voltage Vs. Temperature



Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Electrical Characteristics Curves (Pre-irradiation)



Drain-to-Source Voltage

Figure 11 Gate-to-Source Voltage Vs. Typical Gate Charge




Figure 12 Typical Source-Drain Current Vs. Diode Forward Voltage

Figure 13 Maximum Drain Current Vs. Case Temperature

Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)



Electrical Characteristics Curves (Pre-irradiation)




Figure 14 Maximum Safe Operating Area

Figure 15 Maximum Avalanche Energy Vs. Junction Temperature





Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Case

Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)




Test Circuits (Pre-irradiation)


4 Test Circuits (Pre-irradiation)





















Figure 20 Unclamped Inductive Waveform




Figure 22 Switching Time Waveforms


Radiation Hardened Logic Level Power MOSFET Surface-Mount (SMD-0.2)




Package Outline

5 Package Outline

Note: For the most updated package outline, please see the website: SMD-0.2 (Metal Lid)



Note: For the most updated package outline, please see the website: SMD-0.2 (Ceramic Lid)





Revision history

Revision history

Document version	Date of release	Description of changes	
	07/08/2013	Datasheet (PD-97811)	
Rev A	07/31/2018	Updated based on ECN-1120_05171	
Rev B	12/20/2019	Updated based on ECN-1120_07685	
Rev C	02/23/2021	Updated based on ECN-1120_08445	
Rev D	04/25/2022	Jpdated based on ECN-1120_09025	

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-04-25

Published by

International Rectifier HiRel Products, Inc.

- An Infineon Technologies company
- El Segundo, California 90245 USA

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements components may contain dangerous substances. For information or the types in question please contact your neares: International Rectifier HiRel Products, Inc., ar Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components car reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Infineon Technologies' products may not be used ir any applications where a failure of the product of any consequences of the use thereof can reasonably be expected to result in personal injury.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. I they fail, it is reasonable to assume that the health o the user or other persons may be endangered.