

# IRHLF7970Z4

PD-94685H

Radiation Hardened Logic Level Power MOSFET Thru-Hole TO-205AF (TO-39) 60V, -1.5A, P-channel, R7 Technology

#### **Features**

- 5V CMOS and TTL compatible
- Fast switching
- Single event effect (SEE) hardened
- Low total gate charge
- Simple drive requirements
- · Light weight
- Hermetically sealed
- ESD rating: Class 0B per MIL-STD-750, Method 1020

### **Potential Applications**

- DC-DC converter
- Motor drives

### **Product Validation**

Qualified according to MIL-PRF-19500 for space applications

## **Description**

IR HiRel R7 Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity. The device is ideal when used to interface directly with most logic gates, linear IC's, micro-controllers, and other device types that operate from a 3.3-5V source. It may also be used to increase the output current of a PWM, voltage comparator or an operational amplifier where the logic level drive signal is available.

# **Ordering Information**

Table 1 Ordering options

unte = 0 i de i ing options							
Part number	Package	Screening Level	TID Level				
IRHLF7970Z4	TO-39	COTS	100 krad(Si)				
IRHLF7970Z4SCS	TO-39	S-Level	100 krad(Si)				
IRHLF7930Z4	TO-39	COTS	300 krad(Si)				
IRHLF7930Z4SCS	TO-39	S-Level	300 krad(Si)				

### **Product Summary**

**BV**<sub>DSS</sub>: -60∨

I<sub>D</sub>: -1.5A

•  $R_{DS(on),max}$ : 1.35 $\Omega$ 

**Q**<sub>G, max</sub>: 2.8nC



## **IRHLF7970Z4**





#### **Table of contents**

### **Table of contents**

Feat	tures	1
Pote	ential Applications	1
Prod	duct Validationduci	1
	cription	
	ering Information	
	le of contents	
1	Absolute Maximum Ratings	
2	Device Characteristics	
2.1	Electrical Characteristics (Pre-Irradiation)	
2.2	Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)	5
2.3	Thermal Characteristics	5
2.4	Radiation Characteristics	
2.4.1	Electrical Characteristics — Post Total Dose Irradiation	5
2.4.2	Single Event Effects — Safe Operating Area	6
3	Electrical Characteristics Curves (Pre-irradiation)	7
4	Test Circuits (Pre-irradiation)	11
5	Package Outline	12
Revi	ision history	

### Radiation Hardened Logic Level Power MOSFET Thru-Hole (TO-39)



**Absolute Maximum Ratings** 

#### **Absolute Maximum Ratings** 1

**Absolute Maximum Ratings (Pre-Irradiation)** Table 2

Symbol	Parameter	Value	Unit
$I_{D1}$ @ $V_{GS}$ = -4.5V, $T_{C}$ = 25°C	Continuous Drain Current	-1.5	Α
$I_{D2}$ @ $V_{GS}$ = -4.5V, $T_{C}$ = 100°C	Continuous Drain Current	-1.0	Α
$I_{DM}$ @ $T_{C} = 25^{\circ}C$	Pulsed Drain Current <sup>1</sup>	-6.0	Α
$P_D @ T_C = 25^{\circ}C$	Maximum Power Dissipation	5.0	W
	Linear Derating Factor	0.04	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 10	V
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>2</sup>	11	mJ
$I_{AR}$	Avalanche Current <sup>1</sup>	-1.5	Α
E <sub>AR</sub>	Repetitive Avalanche Energy <sup>1</sup>	0.5	mJ
dv/dt	Peak Diode Reverse Recovery <sup>3</sup>	-4.0	V/ns
T <sub>J</sub> Operating Junction and Storage Temperature Range		-55 to +150	°C
	Lead Temperature	300 (0.063 in. /1.6 mm from case for 10s)	
	Weight	0.98 (Typical)	g

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  V<sub>DD</sub> =- 25V, starting T<sub>J</sub> = 25°C, L = 9.7mH, Peak I<sub>L</sub> = -1.5A, V<sub>GS</sub> = -10V

 $<sup>^3</sup>$   $I_{SD}$   $\leq$  -1.5A, di/dt  $\leq$  -170A/ $\mu s,\,V_{DD}$   $\leq$  -60V,  $T_J$   $\leq$  150°C



### **Device Characteristics**

### 2 Device Characteristics

### 2.1 Electrical Characteristics (Pre-Irradiation)

Table 3 Static and Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)

- 45(0.5	- Static and Dynamic Electrical of		. 15 (165 @	., 23	<del>• (• )   •  </del>	
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60	_	_	V	$V_{GS} = 0V$ , $I_D = -250 \mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	_	-0.06	_	V/°C	Reference to 25°C, I <sub>D</sub> = -1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	_	_	1.35	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -1.0A^{1}$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	-1.0	_	-2.0		V -V I - 250A
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	_	3.12	_	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$
Gfs	Forward Transconductance	1.0	_	_	S	$V_{DS} = -10V$ , $I_{D2} = -1.0A$ <sup>1</sup>
	Zama Cata Valta da Busia Comunit	_	_	-1.0		$V_{DS} = -48V, V_{GS} = 0V$
$I_{DSS}$	Zero Gate Voltage Drain Current		_	-20	μΑ	V <sub>DS</sub> =- 48V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
	Gate-to-Source Leakage Forward	_	_	-100	^	V <sub>GS</sub> = -10V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	_	_	100	nA	V <sub>GS</sub> = 10V
$\overline{Q_G}$	Total Gate Charge	_	_	2.8		I <sub>D1</sub> = -1.5A
$Q_{GS}$	Gate-to-Source Charge	_	_	1.8	nC	V <sub>DS</sub> = -30V
$\overline{Q_{GD}}$	Gate-to-Drain ('Miller') Charge	_	_	0.8		$V_{GS} = -4.5V$
t <sub>d(on)</sub>	Turn-On Delay Time	_	_	24		I <sub>D1</sub> = -1.5A **
t <sub>r</sub>	Rise Time	_	_	45		$V_{DD} = -30V$
$t_{d(off)}$	Turn-Off Delay Time	_	_	12	ns	$R_G = 24\Omega$
t <sub>f</sub>	Fall Time	_	_	27		$V_{GS} = -4.5V$
L <sub>s</sub> +L <sub>D</sub>	Total Inductance	_	7.0	_	nH	Measured from Drain lead (6mm / 0.25 in from package) to Source lead (6mm/ 0.25 in from package) with Source wire internally bonded from Source pin to Drain pin
C <sub>iss</sub>	Input Capacitance		177	_		$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance	_	40		pF	$V_{DS} = -25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		8.0			f = 1.0MHz
$R_{G}$	Gate Resistance			72	Ω	f = 5.0MHz, open drain
** Switching one	and maximum limits are based on manufacturing too	t oquinma	nt and cana	hility		

<sup>\*\*</sup> Switching speed maximum limits are based on manufacturing test equipment and capability.

 $<sup>^{1}</sup>$  Pulse width  $\leq$  300  $\mu s;$  Duty Cycle  $\leq$  2%



**Device Characteristics** 

### 2.2 Source-Drain Diode Ratings and Characteristics (Pre-Irradiation)

**Table 4 Source-Drain Diode Characteristics** 

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Is	Continuous Source Current (Body Diode)	_	_	-1.5	Α	
I <sub>SM</sub>	Pulsed Source Current (Body Diode) <sup>1</sup>	_	_	-6.0	Α	
V <sub>SD</sub>	Diode Forward Voltage	_	_	-5.0	V	$T_J = 25$ °C, $I_S = -1.5$ A, $V_{GS} = 0$ V <sup>2</sup>
t <sub>rr</sub>	Reverse Recovery Time	_	_	40	ns	$T_J = 25^{\circ}C, I_F = -1.5A, V_{DD} \le -25V$
Qrr	Reverse Recovery Charge	_	_	50	nC	di/dt = -100A/μs <sup>2</sup>
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

### 2.3 Thermal Characteristics

Table 5 Thermal Resistance

Symbol	Parameter	Min.	Тур.	Max.	Unit
$R_{ heta JC}$	Junction-to-Case		_	25	°C/W

#### 2.4 Radiation Characteristics

IR HiRel radiation hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 3 and 4) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

#### 2.4.1 Electrical Characteristics — Post Total Dose Irradiation

Table 6 Electrical Characteristics @ T<sub>J</sub> = 25°C, Post Total Dose Irradiation <sup>3, 4</sup>

Ch.a.l	Dawamatan	Up to 30	0 krad (Si)⁵	11	Test Conditions		
Symbol	Parameter	Min.	Max.	Unit			
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	-60	_	V	$V_{GS} = 0V$ , $I_{D} = -250 \mu A$		
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-2.0	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$		
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	_	-100	^	V <sub>GS</sub> = -10V		
	Gate-to-Source Leakage Reverse	_	100	nA	V <sub>GS</sub> = 10V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	_	1.0	μΑ	$V_{DS} = -48V, V_{GS} = 0V$		
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-3) <sup>2</sup>	_	1.35	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -1.0A$		
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-39) <sup>2</sup>	_	1.35	Ω	$V_{GS} = -4.5V$ , $I_{D2} = -1.0A$		
$\overline{V_{SD}}$	Diode Forward Voltage	_	-5.0	V	$V_{GS} = 0V, I_F = -1.5A$		

5 of 14

<sup>&</sup>lt;sup>1</sup> Repetitive Rating; Pulse width limited by maximum junction temperature.

 $<sup>^2</sup>$  Pulse width  $\leq$  300  $\mu$ s; Duty Cycle  $\leq$  2%

<sup>&</sup>lt;sup>3</sup> Total Dose Irradiation with V<sub>GS</sub> Bias. V<sub>GS</sub> = -10V applied and V<sub>DS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>4</sup> Total Dose Irradiation with V<sub>DS</sub> Bias. V<sub>DS</sub> = -48V applied and V<sub>GS</sub> = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

<sup>&</sup>lt;sup>5</sup> Part numbers IRHLF7970Z4 and IRHLF7930Z4



**Device Characteristics** 

## 2.4.2 Single Event Effects — Safe Operating Area

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. 1 and Table 7.

Table 7 Typical Single Event Effects Safe Operating Area

LET Energy Range			V <sub>DS</sub> (V)						
(MeV·cm²/mg)	(MeV)	(μm)	$V_{GS} = 0V$	V <sub>GS</sub> = 2V	V <sub>GS</sub> = 4V	$V_{GS} = 5V$	V <sub>GS</sub> = 6V	V <sub>GS</sub> = 7V	
38 ± 5%	300 ± 7.5%	38 ± 7.5%	-60	-60	-60	-60	-60	-50	
62 ± 5%	355 ± 7.5%	33 ± 7.5%	-60	-60	-60	-60	-60	_	
85 ± 5%	380 ± 7.5%	29 ± 7.5%	-60	-60	-60	-60	_	_	




Figure 1 Typical Single Event Effect, Safe Operating Area






Figure 2 Typical Output Characteristics

Figure 3 Typical Output Characteristics




Figure 4 Typical Transfer Characteristics

Figure 5 Normalized On-Resistance Vs.
Temperature






Figure 6 Typical On-Resistance Vs Gate Voltage Figure 7 Ty

Typical On-Resistance Vs Drain Current




Figure 8 Typical Drain-to Source Breakdown Voltage Vs. Temperature

Figure 9 Typical Threshold Voltage Vs
Temperature






Figure 10 Typical Capacitance Vs.

Drain-to-Source Voltage

Figure 11 Typical Gate Charge Vs. Gate-to-Source Voltage





Figure 12 Typical Source-Drain Diode Forward Voltage

Figure 13 Maximum Drain Current Vs. Case Temperature










Figure 16 Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Test Circuits (Pre-irradiation)** 

# 4 Test Circuits (Pre-irradiation)




Figure 17 Gate Charge Test Circuit

Figure 18 Gate Charge Waveform




Figure 19 Unclamped Inductive Test Circuit

Figure 20 Unclamped Inductive Waveform




Figure 21 Switching Time Test Circuit


Figure 22 Switching Time Waveforms



**Package Outline** 

# 5 Package Outline

Note: For the most updated package outline, please see the website: TO-39



## **IRHLF7970Z4**

## Radiation Hardened Logic Level Power MOSFET Thru-Hole (TO-39)



**Revision history** 

# **Revision history**

Document version	Date of release	Description of changes
	07/08/2003	Datasheet (PD-94685)
Rev A	10/23/2003	Updated from R6 to R7
Rev B	04/08/2004	Updated switchiing test condition-page2
Rev C	10/15/2007	Updated based on ECN-12213 & ECN-15269
Rev D	03/20/2008	Updated SEE table
Rev E	11/02/2010	Updated based on ECN-17337
Rev F	07/23/2018	Updated based on ECN-1120_05934
Rev G	08/14/2020	Updated based on ECN-1120_08110
Rev H	08/12/2022	Updated based on ECN-1120_09174

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2022-08-12

**Published by** 

International Rectifier HiRel Products, Inc.

An Infineon Technologies company El Segundo, California 90245 USA

© 2022 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest International Rectifier HiRel Products, Inc., an Infineon Technologies company, office.

International Rectifier HiRel Components may only be used in life-support devices or systems with the expressed written approval of International Rectifier HiRel Products, Inc., an Infineon Technologies company, if failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety and effectiveness of that device or system.

Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.