

**REPETITIVE AVALANCHE AND  $dv/dt$  RATED  
 HEXFET<sup>®</sup> TRANSISTORS  
 SURFACE MOUNT (LCC-18)**

**IRFE9120  
 JANTX2N6845U  
 JANTXV2N6845U  
 REF:MIL-PRF-19500/563  
 100V, P-CHANNEL**

**Product Summary**

| Part Number | BVDSS | RDS(on) | Id    |
|-------------|-------|---------|-------|
| IRFE9120    | -100V | 0.60Ω   | -4.0A |



The leadless chip carrier (LCC) package represents the logical next step in the continual evolution of surface mount technology. Designed to be a close replacement for the TO-39 package, the LCC will give designers the extra flexibility they need to increase circuit board density. International Rectifier has engineered the LCC package to meet the specific needs of the power market by increasing the size of the bottom source pad, thereby enhancing the thermal and electrical performance. The lid of the package is grounded to the source to reduce RF interference.

**Features:**

- Surface Mount
- Small Footprint
- Alternative to TO-39 Package
- Hermetically Sealed
- Dynamic  $dv/dt$  Rating
- Avalanche Energy Rating
- Simple Drive Requirements
- Light Weight
- ESD Rating: Class 1B per MIL-STD-750, Method 1020

**Absolute Maximum Ratings**

|                             | Parameter                       |                | Units |
|-----------------------------|---------------------------------|----------------|-------|
| Id @ VGS = -10V, TC = 25°C  | Continuous Drain Current        | -4.0           | A     |
| Id @ VGS = -10V, TC = 100°C | Continuous Drain Current        | -2.6           |       |
| IDM                         | Pulsed Drain Current ①          | -16            |       |
| PD @ TC = 25°C              | Max. Power Dissipation          | 20             | W     |
|                             | Linear Derating Factor          | 0.16           | W/°C  |
| VGS                         | Gate-to-Source Voltage          | ±20            | V     |
| EAS                         | Single Pulse Avalanche Energy ② | 364            | mJ    |
| IAR                         | Avalanche Current ①             | -4.0           | A     |
| EAR                         | Repetitive Avalanche Energy ①   | 2.0            | mJ    |
| dv/dt                       | Peak Diode Recovery $dv/dt$ ③   | -5.0           | V/ns  |
| TJ                          | Operating Junction              | -55 to 150     | °C    |
| TSTG                        | Storage Temperature Range       |                |       |
|                             | Pckg. Mounting Surface Temp.    | 300 (for 5 S)  |       |
|                             | Weight                          | 0.42 (typical) | g     |

For footnotes refer to the last page

**Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)**

|                                     | Parameter                                    | Min  | Typ   | Max  | Units | Test Conditions  |
|-------------------------------------|--|------|-------|------|-------|--|
| BV <sub>DSS</sub>                   | Drain-to-Source Breakdown Voltage            | -100 | —     | —    | V     | V <sub>GS</sub> = 0V, I <sub>D</sub> = -1.0mA  |
| ΔBV <sub>DSS</sub> /ΔT <sub>J</sub> | Temperature Coefficient of Breakdown Voltage | —    | -0.10 | —    | V/°C  | Reference to 25°C, I <sub>D</sub> = -1.0mA   |
| R <sub>DS(on)</sub>                 | Static Drain-to-Source On-State Resistance   | —    | —     | 0.60 | Ω     | V <sub>GS</sub> = -10V, I <sub>D</sub> = -2.6A ④   |
|                                     |  | —    | —     | 0.69 |       | V <sub>GS</sub> = -10V, I <sub>D</sub> = -4.0A ④   |
| V <sub>GS(th)</sub>                 | Gate Threshold Voltage                       | -2.0 | —     | -4.0 | V     | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA                                      |
| g <sub>fs</sub>                     | Forward Transconductance                     | 1.25 | —     | —    | S     | V <sub>DS</sub> = -15V, I <sub>DS</sub> = -2.6A ④  |
| I <sub>DSS</sub>                    | Zero Gate Voltage Drain Current              | —    | —     | -25  | μA    | V <sub>DS</sub> = -80V, V <sub>GS</sub> = 0V   |
|                                     |  | —    | —     | -250 |       | V <sub>DS</sub> = -80V<br>V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C                           |
| I <sub>GSS</sub>                    | Gate-to-Source Leakage Forward               | —    | —     | -100 | nA    | V <sub>GS</sub> = -20V   |
| I <sub>GSS</sub>                    | Gate-to-Source Leakage Reverse               | —    | —     | 100  | nA    | V <sub>GS</sub> = 20V  |
| Q <sub>g</sub>                      | Total Gate Charge                            | —    | —     | 16.3 | nC    | V <sub>GS</sub> = -10V, I <sub>D</sub> = -4.0A<br>V <sub>DS</sub> = -50V                         |
| Q <sub>gs</sub>                     | Gate-to-Source Charge                        | —    | —     | 4.7  |       |  |
| Q <sub>gd</sub>                     | Gate-to-Drain ('Miller') Charge              | —    | —     | 9.0  |       |  |
| t <sub>d(on)</sub>                  | Turn-On Delay Time                           | —    | —     | 60   | ns    | V <sub>DD</sub> = -50V, I <sub>D</sub> = -4.0A,<br>V <sub>GS</sub> = -10V, R <sub>G</sub> = 7.5Ω |
| t <sub>r</sub>                      | Rise Time                                    | —    | —     | 100  |       |  |
| t <sub>d(off)</sub>                 | Turn-Off Delay Time                          | —    | —     | 50   |       |  |
| t <sub>f</sub>                      | Fall Time                                    | —    | —     | 70   |       |  |
| L <sub>S</sub> + L <sub>D</sub>     | Total Inductance                             | —    | 6.1   | —    | nH    | Measured from the center of drain pad to center of source pad                                    |
| C <sub>iss</sub>                    | Input Capacitance                            | —    | 380   | —    | pF    | V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V<br>f = 1.0MHz                                       |
| C <sub>oss</sub>                    | Output Capacitance                           | —    | 170   | —    |       |  |
| C <sub>rss</sub>                    | Reverse Transfer Capacitance                 | —    | 45    | —    |       |  |

**Source-Drain Diode Ratings and Characteristics**

|                 | Parameter                              | Min  | Typ | Max  | Units | Test Conditions  |
|-----------------|--|--|-----|------|-------|--|
| I <sub>S</sub>  | Continuous Source Current (Body Diode) | —  | —   | -4.0 | A     |  |
| I <sub>SM</sub> | Pulse Source Current (Body Diode) ①    | —  | —   | -16  |       |  |
| V <sub>SD</sub> | Diode Forward Voltage                  | —  | —   | -4.8 | V     | T <sub>j</sub> = 25°C, I <sub>S</sub> = -4.0A, V <sub>GS</sub> = 0V② |
| t <sub>rr</sub> | Reverse Recovery Time                  | —  | —   | 200  | nS    | T <sub>j</sub> = 25°C, I <sub>F</sub> = -4.0A, di/dt ≤ -100A/μs      |
| Q <sub>RR</sub> | Reverse Recovery Charge                | —  | —   | 3.1  | μc    | V <sub>DD</sub> ≤ -50V③  |
| t <sub>on</sub> | Forward Turn-On Time                   | Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> . |     |      |       |  |

**Thermal Resistance**

|                      | Parameter            | Min | Typ | Max  | Units | Test Conditions                    |
|----------------------|----------------------|-----|-----|------|-------|------------------------------------|
| R <sub>thJC</sub>    | Junction to Case     | —   | —   | 6.25 | °C/W  | Soldered to a copper clad PC board |
| R <sub>thJ-PCB</sub> | Junction to PC Board | —   | —   | 26   |       |                                    |

**Note:** Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms







Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current




**Fig 13b.** Gate Charge Test Circuit

**Footnotes:**

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ②  $V_{DD} = -25V$ , starting  $T_J = 25^\circ C$ ,  
 Peak  $I_L = -4.0A$ ,  $L = 45.5mH$ ,  $V_{GS} = 10V$
- ③  $I_{SD} \leq -4.0A$ ,  $di/dt \leq -110A/\mu s$ ,  
 $V_{DD} \leq -100V$ ,  $T_J \leq 150^\circ C$   
 Suggested  $R_G = 7.5 \Omega$
- ④ Pulse width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$

**Case Outline and Dimensions — LCC-18**



**NOTES:**

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].