

# CMT-PLA9869 Preliminary Datasheet

1200V/40mOhm SiC MOSFET

# **General description**

CMT-PLA9869 is a High Temperature, High Voltage, Silicon Carbide (SiC) MOSFET transistor, available in standard TO-247 package. The product is guaranteed for normal operation over the full range -55°C to +175°C (Tj). The device has a break-down voltage in excess of 1200V and can switch currents up to 60A. The device features a body diode that can be used as free-wheeling diode.

# **Benefits**

- Increased System Switching Frequency
- Higher System Efficiency
- Reduced Cooling Requirements
- Increased Power Density
- Seamless driving with HADES® gate driver solutions

### Features

- Specified from -55 to +175°C (Tj)
- V<sub>DS</sub> Max: 1200V
- I<sub>DS</sub> @ 25°C: 60 A
- R<sub>DS(on)</sub>: 40mΩ typ
- Low Switching Energy
  - Eon= 1mJ
  - o Eoff= 0.4mJ
- Voltage control: V<sub>GS</sub>=-4V/18V
- Gate charge: Q<sub>GS</sub>=32nC
- Low capacitance: Coss=181 pF
- Package: TO-247 (MSL3)
- Thermal Safe Operation Area model
- RoHS Compliant

### **Applications**

- Switched-mode Power Supplies
- High Voltage DC-DC converters
- Motor Drives
- Battery Chargers
- Solar Inverters





1 Please always refer to the latest datasheet version available at <a href="http://www.cissoid.com/files/files/products/planet/CMT-PLA9869.pdf">http://www.cissoid.com/files/files/products/planet/CMT-PLA9869.pdf</a>

Version: 1.0 (see note 1)



**Absolute Maximum Ratings** Unless otherwise stated,  $T_j = 25^{\circ}$ C. **Bold** figures point out values valid over the whole temperature range ( $T_j = -55^{\circ}$ C to +175°C).

Symbol	Parameter	Value	Uni t	Test conditions	Note
V <sub>DSmax</sub>	Drain-Source Voltage	1200	V	VGS=0V, ID=100µA	
V <sub>GSmax</sub>	Gate-Source Voltage	-10/20	V	Absolute maximum values	
V <sub>GSop</sub>	Gate-Source Voltage	-4/18	V	Recommended operational values	
ID	Continuous Drain Current	60	А	VGS=20V, T <sub>C</sub> =25°C	
		40		VGS=20V, T <sub>C</sub> =100°C	
I <sub>D(pulse)</sub>	Pulsed Drain Current	160	Α	Pulse width t <sub>P</sub> limited by T <sub>jmax</sub>	
PD	Power Dissipation	330	W	T <sub>C</sub> =25°C, T <sub>J</sub> =150°C	
T <sub>J</sub> ,T <sub>stg</sub>	Operating Junction and Storage	-55 to	°C		
	Temperature	+ 175	C		
TL	Solder Temperature	260	°C	1.6mm from case for 10s	
M <sub>d</sub>	Mounting Torque	1	Nm	M3	



# **Electrical characteristics**

Unless otherwise stated,  $T_j = 25^{\circ}$ C. **Bold** figures point out values valid over the whole temperature range ( $T_j = -55^{\circ}$ C to +175°C).

Symbol	Parameter	Min	Тур	Max	Unit	Test conditions	Note
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	1200			V	$V_{GS}$ =-4V, I <sub>D</sub> =100 $\mu$ A	
			2.35		V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =10mA	
$V_{GS(th)}$	Gate Threshold Voltage		1.67		V	$V_{DS}=V_{GS}$ , $I_D=10mA$ , $T_J=175$ °C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current		5		μA	V <sub>DS</sub> =1200V, V <sub>GS</sub> =0V	
I <sub>GSS</sub>	Gate-Source Leakage Current		10	100	nA	V <sub>GS</sub> =18V, V <sub>DS</sub> =0V	
	Drain-Source On-State Re-		40		mΩ	V <sub>GS</sub> =18V, I <sub>DS</sub> =40A	
$R_{DS(on)}$	sistance		73		mΩ	V <sub>GS</sub> =18V, I <sub>DS</sub> =40A, T <sub>J</sub> =175°C	
			18			V <sub>DS</sub> =10V, I <sub>DS</sub> =40A	
<b>g</b> <sub>fs</sub>	Transconductance		17.6		S	V <sub>DS</sub> =10V, I <sub>DS</sub> =40A, T <sub>J</sub> =175°C	
Ciss	Input capacitance		3367			Voe=0V	
Coss	Output capacitance		181		pF	V <sub>DS</sub> =600V	
C <sub>rss</sub>	Reverse Transfer capacitance		32			F=1MHz	
E <sub>oss</sub>	Coss Stored Energy		32		μJ	V <sub>AC</sub> =25mV	
E <sub>ON</sub>	Turn-On Switching Energy		1		mJ	V <sub>DS</sub> =600V, V <sub>GS</sub> =-4V/18V,	
E <sub>OFF</sub>	Turn-Off Switching Energy		0.4		mJ	ID=40A, R <sub>G(ext)</sub> = 3Ω, L=50μH	
t <sub>d(on)</sub>	Turn-On Delay Time		18			$V_{DC} = 600V V_{CC} = -4V/18V$	
tr	Rise Time		55		20	$I_D=20A, R_{G(ext)}=3\Omega,$	
t <sub>d(off)</sub>	Turn-Off Delay Time		30		L=400μH Per IEC60747-8-4 pg 83		
t <sub>f</sub>	Fall-Time		36				
R <sub>G(int)</sub>	Internal Gate Resistance		5		Ω	F=1MHz, V <sub>AC</sub> =25mV	
Q <sub>gs</sub>	Gate to Source Charge		32			Vps=600V, Vgs=-4V/18V.	
Q <sub>gd</sub>	Gate to Drain Charge		36		nC	I <sub>D</sub> =20A,	
Qg	Total Gate Charge		163		Per IEC60747-8-4 pg 21		

#### **Reverse Diode Characteristics**

Unless otherwise stated,  $T_j = 25^{\circ}$ C. **Bold** figures point out values valid over the whole temperature range ( $T_j = -55^{\circ}$ C to +175°C). Timing definitions according to JEDEC 24 page 27

Symbol	Parameter	Min	Тур	Max	Unit	Test conditions	Note
			5.2		V	$V_{GS}$ =-5V, $I_{SD}$ =20A, $T_{J}$ =25°C	
V <sub>SD</sub>	Diode Forward Voltage		4.4		V	V <sub>GS</sub> =-5V, I <sub>SD</sub> =20A, T <sub>J</sub> =175°C	
ls	Continuous Diode Forward Cur- rent		60		А	T <sub>C</sub> =25°C	
t <sub>rr</sub>	Reverse Recovery Time		27		ns	Vgs=-5V, Isp=40A	
Q <sub>rr</sub>	Reverse Recovery Charge		170		nC	T <sub>J</sub> =25°C, V <sub>R</sub> =600V	
l <sub>rr</sub>	Peak Reverse Recovery Current		9.6		Α	dif/dt=2500A/µs	

#### **Thermal Characteristics**

Symbol	Parameter	Min	Тур	Max	Unit	Test conditions	Note
$R_{\theta JC}$	Thermal Resistance Junction to Case		0.33	0.38	°C/W		



# **Typical Performance Characteristics**











Figure 5: On-state drain source resistance vs. Temperature ( $V_{GS}$  =20V;  $I_{DS}$ =10A)



Figure 2: Drain current vs V<sub>DS</sub> (T<sub>j</sub>=25°C)



Figure 4: Drain current vs V<sub>DS</sub> (T<sub>j</sub>=175°C)



Figure 6: On-state drain source resistance vs. Drain current and temperature ( $V_{GS} = 20V$ )



# Typical Performance Characteristics (cnt'd)







Figure 9: Body diode IF vs VF at -55°C



Figure 11: Body diode IF vs VF at 175°C



Figure 8: Threshold voltage vs temperature



Figure 10: Body diode I<sub>F</sub> vs V<sub>F</sub> at 25°C



# Typical Performance Characteristics (cnt'd)



Figure 12: Output Capacitor Stored Energy



Figure 13:Capacitances vs V<sub>DS</sub> (T<sub>j</sub>=25°C)



# Typical Performance Characteristics (cnt'd)



Figure 14: Transient thermal resistance



Figure 15: Safe Operating Area



# Thermal Safe Operating Area

In power electronics, thermal design is an essential part of the design process. CMT-PLA9869 device junction-to-case thermal resistance, R<sub>thJ-C</sub> is very low (0.33°C/W). However, when designing the system, one needs to consider the end-to-end junction-to-air thermal resistance which can be evaluated using FEA tools or physical measurements. With too high a thermal resistance, it is possible that any power device will experience thermal runaway. This situation should of course be avoided as it leads to the device destruction.

The graph below will help system designers to dimension their system properly. Firstly, it plots the device resistive losses as a function of temperature for different DC currents. Since Rdson increases with temperature, power dissipation increases with temperature as well. The curves do not include the dissipation due to switching losses which tends to be quite flat over the entire temperature range so therefore an offset may be applied to the curves to take it into account.

Secondly, it plots (in dotted lines) the behavior of the thermal system: the room temperature (point crossing the X-axis at zero power) at which the system operates (e.g. Ta=90°C in the graph example below) and the global junction-to-air thermal resistance (the slope of the straight lines).

To have a stable and healthy system, one needs to ensure that the dotted line (corresponding to the designed thermal system) and the relevant (function of the DC current flowing through the device) power dissipation line are crossing each other at a temperature point below the recommended maximum junction operating point of the device.

As examples:

- With a system thermal resistance of 3°C/W, using CMT-PLA9869 with any DC current above 20A will lead a junction temperature outside of the recommended conditions.





Figure 16: Thermal Safe Operating Area



# **Package Dimension**



# Suggested PCB Pad Layout





# **Marking information**



YYYY	Year
WW	Week (1 to 53)

# **Ordering Information**

Product Name	Ordering Reference	Package	Marking
CMT-PLA9869	CMT-PLA9869A-TO247	TO-247	CHT-PLA9869A



# **Contact & Ordering**

## CISSOID S.A.

Headquarters and contact EMEA:	CISSOID S.A. – Rue Francqui, 3 – 1435 Mont Saint Guibert - Belgium T : +32 10 48 92 10 – F : +32 10 88 98 75 Email : <u>sales@cissoid.com</u>
Sales Representatives:	Visit our website: <u>http://www.cissoid.com</u>

#### Disclaimer

Neither CISSOID, nor any of its directors, employees or affiliates make any representations or extend any warranties of any kind, either express or implied, including but not limited to warranties of merchantability, fitness for a particular purpose, and the absence of latent or other defects, whether or not discoverable. In no event shall CISSOID, its directors, employees and affiliates be liable for direct, indirect, special, incidental or consequential damages of any kind arising out of the use of its circuits and their documentation, even if they have been advised of the possibility of such a damage. The circuits are provided "as is". CISSOID has no obligation to provide maintenance, support, updates, or modifications.