IOR HiRel
An Infineon Technologies Company

IRHLF7970Z4
2N7631T2

RADIATION HARDENED LOGIC LEVEL POWER MOSFET THRU-HOLE TO-205AF (TO-39)

60V, P-CHANNEL R7 TECHNOLOGY



TO-39

Product Summary

Part Number	Radiation Level	$R_{DS(on)}$	I_D
IRHLF7970Z4	100 kRads(Si)	1.35Ω	-1.5A
IRHLF7930Z4	300 kRads(Si)	1.35Ω	-1.5A

Description

IR HiRel R7 Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

These devices are used in applications such as current boost low signal source in PWM, voltage comparator and operational amplifiers.

Features

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Hermetically Sealed
- Light Weight
- Complimentary N-Channel Available - IRHLF770Z4
- ESD Rating: Class 0 per MIL-STD-750, Method 1020

Absolute Maximum Ratings

Pre-Irradiation

Symbol	Parameter	Value	Units
I_D @ V_{GS} = -4.5V, T_C = 25°C	Continuous Drain Current	-1.5	A
I_D @ V_{GS} = -4.5V, T_C = 100°C	Continuous Drain Current	-1.0	
I_{DM} @ T_C = 25°C	Pulsed Drain Current ①	-6.0	
P_D @T_C = 25°C	Maximum Power Dissipation	5.0	W
	Linear Derating Factor	0.04	W/°C
V_{GS}	Gate-to-Source Voltage	± 10	V
E_{AS}	Single Pulse Avalanche Energy ②	11	mJ
I_{AR}	Avalanche Current ①	-1.5	A
E_{AR}	Repetitive Avalanche Energy ①	0.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-4.0	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Lead Temperature	300 (0.063 in. /1.6 mm from case for 10s)	
	Weight	0.98 (Typical)	g

For Footnotes, refer to the page 2.

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	—	V	V_{GS} = 0V, I_D = -250µA
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-0.06	—	V/°C	Reference to 25°C, I_D = -1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	1.35	Ω	V_{GS} = -4.5V, I_D = -1.0A ④
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	—	-2.0	V	V_{DS} = V_{GS}, I_D = -250µA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	3.12	—	mV/°C	
Gfs	Forward Transconductance	1.0	—	—	S	V_{DS} = -10V, I_D = -1.0A ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	-1.0	µA	V_{DS} = -48V, V_{GS} = 0V
		—	—	-20		V_{DS} = -48V,V_{GS} = 0V,T_J =125°C
I_{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V_{GS} = -10V
	Gate-to-Source Leakage Reverse	—	—	-100		V_{GS} = 10V
Q_G	Total Gate Charge	—	—	2.8	nC	I_D = -1.5A
Q_{GS}	Gate-to-Source Charge	—	—	1.8		V_{DS} = -30V
Q_{GD}	Gate-to-Drain ('Miller') Charge	—	—	0.8		V_{GS} = -4.5V
$t_{d(on)}$	Turn-On Delay Time	—	—	24	ns	V_{DD} = -30V
tr	Rise Time	—	—	45		I_D = -1.5A
$t_{d(off)}$	Turn-Off Delay Time	—	—	12		R_G = 24Ω
t_f	Fall Time	—	—	27		V_{GS} = -4.5V
Ls +L_D	Total Inductance	—	7.0	—	nH	Measured from Drain lead (6mm / 0.25 in from package) to Source lead (6mm/ 0.25 in from package) with Source wire internally bonded from Source pin to Drain pin
C_{iss}	Input Capacitance	—	177	—	pF	V_{GS} = 0V
C_{oss}	Output Capacitance	—	40	—		V_{DS} = -25V
C_{rss}	Reverse Transfer Capacitance	—	8.0	—		f = 1.0MHz
R_G	Gate Resistance	—	—	72	Ω	f = 5.0MHz, open drain

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-1.5	A	
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	-6.0		
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	T_J = 25°C,I_S = -1.5A, V_{GS} = 0V④
t_{rr}	Reverse Recovery Time	—	—	40	ns	T_J = 25°C, I_F = -1.5A, V_{DD} ≤- 25V
Q_{rr}	Reverse Recovery Charge	—	—	50	nC	di/dt = -100A/µs ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	25	°C/W

Footnotes:

① Repetitive Rating; Pulse width limited by maximum junction temperature.

② V_{DD} = -25V, starting T_J = 25°C, L =9.7mH, Peak I_L = -1.5A, V_{GS} = -10V

③ I_{SD} ≤ -1.5A, di/dt ≤ -170A/µs, V_{DD} ≤ -60V, T_J ≤ 150°C

④ Pulse width ≤ 300 µs; Duty Cycle ≤ 2%

⑤ Total Dose Irradiation with V_{GS} Bias. -10 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

⑥ Total Dose Irradiation with V_{DS} Bias. -48 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

Pre-Irradiation

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR HiRel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

Symbol	Parameter	Up to 300 kRads (Si) [1]		Units	Test Conditions
		Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	——	V	V_{GS} = 0V, I_D = -250µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-2.0	V	V_{DS} = V_{GS}, I_D = -250µA
I_{GSS}	Gate-to-Source Leakage Forward	——	-100	nA	V_{GS} = -10V
I_{GSS}	Gate-to-Source Leakage Reverse	——	100	nA	V_{GS} = 10V
I_{DSS}	Zero Gate Voltage Drain Current	——	-1.0	µA	V_{DS} = -48V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	——	1.35	Ω	V_{GS} = -4.5V, I_D = -1.0A
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-39)	——	1.35	Ω	V_{GS} = -4.5V, I_D = -1.0A
V_{SD}	Diode Forward Voltage	——	-5.0	V	V_{GS} = 0V, I_D = -1.5A

1. Part numbers IRHLF7970Z4 and IRHLF7930Z4

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm²))	Energy (MeV)	Range (µm)	VDS (V)					
			@ VGS = 0V	@ VGS = 2V	@ VGS = 4V	@ VGS = 5V	@ VGS = 6V	@ VGS = 7V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	-60	-60	-60	-60	-60	-50
62 ± 5%	355 ± 7.5%	33 ± 7.5%	-60	-60	-60	-60	-60	——
85 ± 5%	380 ± 7.5%	29 ± 7.5%	-60	-60	-60	-60	——	——



Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2.



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical On-Resistance Vs Gate Voltage



Fig 6. Typical On-Resistance Vs Drain Current



Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature



Fig 8. Typical Threshold Voltage Vs Temperature



Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 11. Typical Source-Drain Diode Forward Voltage



Fig 12. Maximum Drain Current Vs.Case Temperature



Fig 13. Maximum Safe Operating Area



Fig 14. Maximum Avalanche Energy Vs. Drain Current



Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Fig 16a. Unclamped Inductive Test Circuit



Fig 16b. Unclamped Inductive Waveforms



Fig 17a. Gate Charge Waveform



Fig 17b. Gate Charge Test Circuit



Fig 18a. Switching Time Test Circuit



Fig 18b. Switching Time Waveforms

Note: For the most updated package outline, please see the website: TO-205AF (TO-39)

Case Outline and Dimensions - TO-205AF (TO-39)



IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non- infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/irhirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.