

**RADIATION HARDENED
POWER MOSFET
SURFACE MOUNT (LCC-18)**
**100V, N CHANNEL
REF: MIL-PRF-19500/601
RAD Hard HEXFET TECHNOLOGY**
Product Summary

Part Number	Radiation Level	RDS(on)	I _D	QPL Part Number
IRHE7130	100 kRads(Si)	0.18Ω	8.0A	JANSR2N7261U
IRHE3130	300 kRads(Si)	0.18Ω	8.0A	JANSF2N7261U
IRHE5130	500 kRads(Si)	0.18Ω	8.0A	JANSG2N7261U
IRHE8130	1000 kRads(Si)	0.18Ω	8.0A	JANSH2N7261U


Description

IR HiRel RAD-Hard HEXFET technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low Rdson and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching and temperature stability of electrical parameters.

Features

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Simple Drive Requirements
- Hermetically Sealed
- Surface Mount
- Light Weight
- ESD Rating: Class 1C per MIL-STD-750, Method 1020

Absolute Maximum Ratings
Pre-Irradiation

Symbol	Parameter	Value	Units
I _{D1} @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	8.0	A
I _{D2} @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	5.0	
I _{DM} @ T _C = 25°C	Pulsed Drain Current ①	32	
P _D @ T _C = 25°C	Maximum Power Dissipation	25	W
	Linear Derating Factor	0.20	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy ②	130	mJ
I _{AR}	Avalanche Current ①	8.0	A
E _{AR}	Repetitive Avalanche Energy ①	2.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C
	Package Mounting Surface Temperature	300 (for 5s)	
	Weight	0.42 (Typical)	g

For Footnotes, refer to the page 2

Pre-Irradiation

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = 1.0\text{mA}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.10	—	V/ $^\circ\text{C}$	Reference to 25°C , $\text{I}_D = 1.0\text{mA}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	—	—	0.18	Ω	$\text{V}_{\text{GS}} = 12\text{V}$, $\text{I}_{\text{D2}} = 5.0\text{A}$ ④
		—	—	0.185		$\text{V}_{\text{GS}} = 12\text{V}$, $\text{I}_{\text{D1}} = 8.0\text{A}$ ④
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	—	4.0	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = 1.0\text{mA}$
G_{fs}	Forward Transconductance	2.5	—	—	S	$\text{V}_{\text{DS}} = 15\text{V}$, $\text{I}_{\text{D2}} = 5.0\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	$\text{V}_{\text{DS}} = 80\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$
		—	—	250		$\text{V}_{\text{DS}} = 80\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$, $T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
	Gate-to-Source Leakage Reverse	—	—	-100		$\text{V}_{\text{GS}} = -20\text{V}$
Q_G	Total Gate Charge	—	—	50	nC	$\text{I}_{\text{D1}} = 8.0\text{A}$
Q_{GS}	Gate-to-Source Charge	—	—	10		$\text{V}_{\text{DS}} = 50\text{V}$
Q_{GD}	Gate-to-Drain ('Miller') Charge	—	—	20		$\text{V}_{\text{GS}} = 12\text{V}$
$t_{\text{d(on)}}$	Turn-On Delay Time	—	—	25	ns	$\text{V}_{\text{DD}} = 50\text{V}$
t_r	Rise Time	—	—	32		$\text{I}_{\text{D1}} = 8.0\text{A}$
$t_{\text{d(off)}}$	Turn-Off Delay Time	—	—	40		$\text{R}_G = 2.35\Omega$
t_f	Fall Time	—	—	40		$\text{V}_{\text{GS}} = 12\text{V}$
$\text{L}_S + \text{L}_D$	Total Inductance	—	6.1	—	nH	Measured from the center of drain pad to center of source pad
C_{iss}	Input Capacitance	—	1100	—	pF	$\text{V}_{\text{GS}} = 0\text{V}$
C_{oss}	Output Capacitance	—	310	—		$\text{V}_{\text{DS}} = 25\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	55	—		$f = 1.0\text{MHz}$

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	8.0	A	
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	32		
V_{SD}	Diode Forward Voltage	—	—	1.5	V	$T_J = 25^\circ\text{C}$, $\text{I}_S = 8.0\text{A}$, $\text{V}_{\text{GS}} = 0\text{V}$ ④
t_{rr}	Reverse Recovery Time	—	—	270	ns	$\text{T}_J = 25^\circ\text{C}$, $\text{I}_F = 8.0\text{A}$, $\text{V}_{\text{DD}} \leq 50\text{V}$ $\text{di/dt} = 100\text{A}/\mu\text{s}$ ④
Q_{rr}	Reverse Recovery Charge	—	—	3.0	μC	
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $\text{L}_S + \text{L}_D$)				

Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units
$\text{R}_{\theta\text{JC}}$	Junction-to-Case	—	—	5.0	$^\circ\text{C/W}$
$\text{R}_{\theta\text{J-PCB}}$	Junction-to-PC Board	—	19	—	

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $\text{V}_{\text{DD}} = 25\text{V}$, starting $T_J = 25^\circ\text{C}$, $L = 4.1\text{mH}$, Peak $\text{I}_L = 8.0\text{A}$, $\text{V}_{\text{GS}} = 12\text{V}$
- ③ $\text{I}_{\text{SD}} \leq 8.0\text{A}$, $\text{di/dt} \leq 140\text{A}/\mu\text{s}$, $\text{V}_{\text{DD}} \leq 100\text{V}$, $T_J \leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$
- ⑤ Total Dose Irradiation with V_{GS} Bias. 12 volt V_{GS} applied and $\text{V}_{\text{DS}} = 0$ during irradiation per MIL-STD-750, Method 1019, condition A.
- ⑥ Total Dose Irradiation with V_{DS} Bias. 80 volt V_{DS} applied and $\text{V}_{\text{GS}} = 0$ during irradiation per MIL-STD-750, Method 1019, condition A.

Radiation Characteristics

IR HiRel Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at IR Hirel is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ⑤⑥

Symbol	Parameter	100 kRads (Si) ¹		Up to 300k - 1000 kRads (Si) ²		Units	Test Conditions
		Min.	Max.	Min.	Max.		
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	100	—	V	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_D = 1.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	4.0	1.25	4.5	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = 1.0\text{mA}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100	—	-100	nA	$\text{V}_{\text{GS}} = -20\text{V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	25	—	50	μA	$\text{V}_{\text{DS}} = 80\text{V}$, $\text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.18	—	0.24	Ω	$\text{V}_{\text{GS}} = 12\text{V}$, $\text{I}_{\text{D2}} = 5.0\text{A}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ④ On-State Resistance (TO-39)	—	0.18	—	0.24	Ω	$\text{V}_{\text{GS}} = 12\text{V}$, $\text{I}_{\text{D2}} = 5.0\text{A}$
V_{SD}	Diode Forward Voltage ④	—	1.5	—	1.5	V	$\text{V}_{\text{GS}} = 0\text{V}$, $\text{I}_S = 8.0\text{A}$

1. Part numbers IRHE7130 (JANSR2N7261U)

2. Part numbers IRHE3130 (JANSF2N7261U) and IRHE5130(JANSG2N7261U), IRHE8130 (JANSH2N7261U)

IR HiRel radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	VDS (V)				
				@VGS=0V	@VGS=-5V	@VGS=-10V	@VGS=-15V	@VGS=-20V
Cu	28	285	43	100	100	100	80	60
Br	36.8	305	39	100	90	70	50	—




Fig a. Typical Single Event Effect, Safe Operating Area

For Footnotes, refer to the page 2

Pre-Irradiation




Fig 1. Typical Response of Gate Threshold Voltage Vs. Total Dose Exposure




Fig 2. Typical Response of On-State Resistance Vs. Total Dose Exposure




Fig 3. Typical Response of Transconductance Vs. Total Dose Exposure




Fig 4. Typical Response of Drain to Source Breakdown Vs. Total Dose Exposure




Fig 5. Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure




Fig 6. Typical On-State Resistance Vs. Neutron Fluence Level

Pre-Irradiation





Fig 7. Typical Transient Response of Rad Hard HEXFET During 1×10^{12} Rad (Si)/Sec Exposure




Fig 8a. Gate Stress of V_{GSS} Equals 12 Volts During Radiation




Fig 8b. V_{DSS} Stress Equals 80% of B_{VDSS} During Radiation

Note: Bias Conditions during radiation: $V_{GS} = 12$ Vdc, $V_{DS} = 0$ Vdc, Fig-9,10,11,12




Fig 9. Typical Output Characteristics Pre-Irradiation




Fig 10. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 11. Typical Output Characteristics Post-Irradiation 300K Rads (Si)




Fig 12. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)

Pre-Irradiation

Note: Bias Conditions during radiation: $V_{GS} = 0$ Vdc, $V_{DS} = 80$ Vdc Fig 13,14, 15,16




Fig 13. Typical Output Characteristics
Pre-Irradiation




Fig 14. Typical Output Characteristics
Post-Irradiation 100K Rads (Si)




Fig 15. Typical Output Characteristics
Post-Irradiation 300K Rads (Si)




Fig 16. Typical Output Characteristics
Post-Irradiation 1 Mega Rads (Si)




Fig 17. Typical Output Characteristics




Fig 18. Typical Output Characteristics

Pre-Irradiation




Fig 19. Typical Transfer Characteristics




Fig 20. Normalized On-Resistance Vs. Temperature




Fig 21. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 22. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 23. Typical Source-Drain Diode Forward Voltage




Fig 24. Maximum Safe Operating Area

Pre-Irradiation




Fig 25. Maximum Drain Current Vs.
Case Temperature




Fig 26. Maximum Avalanche Energy
Vs. Drain Current




Fig 27. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation





Fig 28a. Unclamped Inductive Test Circuit

Fig 28b. Unclamped Inductive Waveforms




Fig 29a. Gate Charge Waveform




Fig 29b. Gate Charge Test Circuit




Fig 30a. Switching Time Test Circuit






Fig 30b. Switching Time Waveforms

Case Outline and Dimensions — LCC-18



PAD ASSIGNMENTS



LEGEND

G = GATE S = SOURCE
D = DRAIN NC = NO CONNECTION

NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

IMPORTANT NOTICE

The information given in this document shall be in no event regarded as guarantee of conditions or characteristic. The data contained herein is a characterization of the component based on internal standards and is intended to demonstrate and provide guidance for typical part performance. It will require further evaluation, qualification and analysis to determine suitability in the application environment to confirm compliance to your system requirements.

With respect to any example hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind including without limitation warranties on non-infringement of intellectual property rights and any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's product and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of any customer's technical departments to evaluate the suitability of the product for the intended applications and the completeness of the product information given in this document with respect to applications.

For further information on the product, technology, delivery terms and conditions and prices, please contact your local sales representative or go to (www.infineon.com/hirel).

WARNING

Due to technical requirements products may contain dangerous substances. For information on the types in question, please contact your nearest Infineon Technologies office.